[接口]

JESD204B高速串行接口链路的均衡器优化参考设计包括原理图,物料清单及参考指南

2018-8-9 08:40:10 2081 JESD204B MSPS adc

0 描述 Employing equalization techniques is an effective way of compensating for channel loss in JESD204B high speed serial interfaces for data converters. This reference design features the ADC16DX370, a dual 16-bit, 370 MSPS analog-to-digital converter (ADC) that utilizes de-emphasis equalization to (...) 主要特色 Achieve a high performance JESD204B serial link using low cost PCB materials Understand the limitations of lossy channels and equalization techniques to overcome the limitations Use a formula-based approach to optimizing the equalization features of the ADC16DX370 This reference design is tested and (...) 0 Schematic/Block Diagram.pdf 309.63 KB , 下载次数: 5 物料清单.pdf 82.69 KB , 下载次数: 1 参考指南.pdf 1.23 MB , 下载次数: 28 TIDA-00353 Layer Plots.zip 1.23 MB , 下载次数: 14 TIDA-00353 PCB.pdf 1014.4 KB , 下载次数: 3
举报淘帖0 只看该作者最近下载过的用户(5) 相关推荐 • JESD204B的优势 395 • 构建JESD204B链路的步骤 326 • JESD204B协议介绍 500 • JESD204B串行数据链路接口问题 5541 • JESD204B串行接口时钟的优势 3358 • 串行LVDS和JESD204B的对比 2678 • 基于高速串行数字技术的JESD204B链路延时设计 2004 • 在Xilinx FPGA上快速实现JESD204B 3226 • 构建JESD204B链路的步骤 4384 • JESD204B 串行链路的均衡器优化 4395