1
完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
错误:PhysDesignRules:1452 - 不支持的PLL_ADV配置。
PLL_ADV comp PLL_ADV_INST的CLKIN1引脚上的信号FPGA_sys_clk不是由IOB,BUFG或BUFGCTRL驱动的,并且此连接的路由不可用。论坛中有类似的抱怨。我做了所有的建议。但是继续 受苦 ! 我在ISE中实例化一个微型项目。我不得不在XILINX中取消选中-iobuf(添加/ IO缓冲区)。否则它会重命名我的信号,附加一个“OUT”,如下所示:signal_OUT。 现在它编译但我的时钟输入需要一个BUFG原语。 当它编译时,我仍然有一个错误。我想(这不是一个科学)所有来自我不使用-iobuf选项。但是我怎么能不把这些信号重命名为OUT附加?????? ?? 以上来自于谷歌翻译 以下为原文 ERROR:PhysDesignRules:1452 - Unsupported PLL_ADV configuration. The signal fpga_sys_clk on the CLKIN1 pin of PLL_ADV comp PLL_ADV_INST is not driven by an IOB, BUFG, or BUFGCTRL and routing for this connectivity is not available. There is a similar complain in the forum .I did all what it was suggested .But continue to SUFFER ! I'm instantiating a microblaze project in ISE .I had to uncheck in XILINX specific options -iobuf (Add/IO buffers) .Otherwise it renames my signal appending an "OUT" like this : signal_OUT. Now it compiles but my clock input requires a BUFG primitive . and when it compiles i still have an error .I suppose ( THIS IS NOT A SCIENCE ) that all comes from me not using the -iobuf option .But how can i not get those signals renamed with the OUT appended ???????? |
|
相关推荐
3个回答
|
|
一些原语_do_有关于什么可以驱动特定基元上的特定引脚的要求。
但这是特定于设备的。 您定位的是哪种设备? -------------------------------------------这个空间故意留空 以上来自于谷歌翻译 以下为原文 some primitives _do_ have requirements as to what can drive a particular pin on a particular primitive. This is device-specific, though. Which device are you targeting? ------------------------------------------- this space intentionally left blank |
|
|
|
嗨,谢谢你的回复。
我是如此接近,但到目前为止..我正在使用一个初学者6 XC6LSX25l -1L(低功率版本)。我有一个项目需要非常低的功耗。我必须使用ISE才能使用功率评估工具。我 项目在SDK下编译得很好 但在ISE下失败,时钟输入(全局时钟线GCLK28)为PLL(我的系统时钟源)供电。正如我所说.ISE为所有连接LPDDR存储器的线路附加“OUT”。为避免这种情况,我取消选中 -iobuf。但是它无法在clock_sys输入上放置缓冲区。 所以我实例化了一个BUFG原语。它现在映射所有并且只在地点和路线的末尾映射它无法连接那条简单的线路。 有什么办法呢...我还没找到SOLID文件! ..最糟糕的是,从版本到版本,似乎解决方案发生变化,不再起作用了! 我不知道如何在我的miroblaze mem中使用LPDDR mem作为缓存,似乎基本系统构建器不支持它。只有dd2和dd3 .. 以上来自于谷歌翻译 以下为原文 Hi and thanks for the reply . Im so close and yet so far .. I am using a startan 6 XC6LSX25l -1L( low power version) .I have a project that requires very low power comsumption .I have to use ISE in order to use the power evaluation tools .My project compiles well under SDK but fails under ISE with the clock input ( a global clock line GCLK28) feeding the PLL( my system clock gen) .As i said .ISE appends an "OUT" to all the lines interfacing a LPDDR memory .To avoid this i unchecked the -iobuf .But then it fails to put buffer on the clock_sys input . So i instantiated a BUFG primitive .It now maps all and only at the end of place and route it fails to connect that simple line . What is the way to do this .. I have not found a SOLID document ! ..The worst is that from version to version it seems that solutions changes and don't work any more ! Incidently how can i use LPDDR mem as cache in my miroblaze mem ,It seems that the base system builder doesn't support it .Only dd2 and dd3 .. |
|
|
|
任何解决方案或进一步的想法?
我得到同样的错误,虽然在MIG [3.3在ISE12.1(lin)“M.53d]中生成的模块中有所下降 片外差分时钟被馈送到IBUFGDS,单端结果由此送到DCM: [来自生成的文件:memc5_infrastructure.v] IBUFGDS#(。DIFF_TERM(“TRUE”))u_ibufg_sys_clk(.I(sys_clk_p),. IB(sys_clk_n),. O(sys_clk_ibufg)); PLL_ADV#(/ *各种参数* / )u_pll_adv(.CLKFBIN(clkfbout_clkfbin),. CLKINSEL(1'b1),. CLKIN1(sys_clk_ibufg),[...] ); 收益率: >错误:PhysDesignRules:1452 - 不支持的PLL_ADV配置。 信号 > PLL_ADV comp> SF2 / MC / memc5_infrastructure_inst / u_pll_adv的CLKIN1引脚上的SF2 / MC / memc5_infrastructure_inst / sys_clk_ibufg不是由IOB,BUFIO2,BUFIO2_2CLK,BUFG驱动的, >此连接的BUFGCTRL或DCM和路由不可用。 我确实阅读了UG615,其中对CORE生成器说“NO”作为设计输入方法并且“放入所有I / O 设计顶层的组件......“ 再次,MIG为我做了这一切。 干杯! HWN 以上来自于谷歌翻译 以下为原文 any solution or further thoughts to this? i am getting this same error, albeit down in modules generated by MIG [3.3 in ISE12.1(lin) "M.53d] where an off-chip differential clock is fed to an IBUFGDS and the single ended result thence to the DCM: [from generated file: memc5_infrastructure.v] IBUFGDS # ( .DIFF_TERM ("TRUE") ) u_ibufg_sys_clk ( .I (sys_clk_p), .IB (sys_clk_n), .O (sys_clk_ibufg) ); PLL_ADV # ( /*various params*/ ) u_pll_adv ( .CLKFBIN (clkfbout_clkfbin), .CLKINSEL (1'b1), .CLKIN1 (sys_clk_ibufg), [...] ); yields: > ERROR:PhysDesignRules:1452 - Unsupported PLL_ADV configuration. The signal > SF2/MC/memc5_infrastructure_inst/sys_clk_ibufg on the CLKIN1 pin of PLL_ADV comp > SF2/MC/memc5_infrastructure_inst/u_pll_adv is not driven by an IOB, BUFIO2, BUFIO2_2CLK, BUFG, > BUFGCTRL, or DCM and routing for this connectivity is not available. i did read UG615, where it says "NO" to CORE generator as a design entry method and "Put all I/O components on the top-level of the design..." again, MIG did this all for me. cheers! hwn |
|
|
|
只有小组成员才能发言,加入小组>>
2420 浏览 7 评论
2823 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2294 浏览 9 评论
3374 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2461 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
1179浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
587浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
451浏览 1评论
2005浏览 0评论
731浏览 0评论
小黑屋| 手机版| Archiver| 德赢Vwin官网 ( 湘ICP备2023018690号 )
GMT+8, 2024-12-23 23:38 , Processed in 1.465709 second(s), Total 80, Slave 64 queries .
Powered by 德赢Vwin官网 网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
德赢Vwin官网 观察
版权所有 © 湖南华秋数字科技有限公司
德赢Vwin官网 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号