完善资料让更多小伙伴认识你，还能领取20积分哦， 立即完善>
3天内不再提示
德赢Vwin官网
论坛|
大家好，
我正在尝试使用Vivado IP集成块设计开发设计。 我使用了Xilinx Repository中的几个IP块以及我自己的一些简单块。 我只使用了块设计，并没有自己做任何放置。 我也没有添加约束。 当我尝试实现设计时，我收到以下错误。 任何帮助，将不胜感激。 Vivado：2015.3 部分：Board KC705 Rev 1.1 [放置30-124]无法安排的位置！ BUFHCE只能在同一时钟区域内驱动负载。 以下BUFHCE时钟负载与BUFHCE相距太远而无法路由。 pr_design_i / clk_wiz_0 / inst / clkout1_buf（BUFH.O）由clockplacer临时放置在BUFHCE_X0Y35上。负载分配给1个用户pblock约束。 此外，有20个负载不在用户pblock约束中。 ... 随附完整的日志。 错误放置30-124.txt 8 KB 以上来自于谷歌翻译 以下为原文 Hi all, I am trying to develope a design using Vivado IP integrator block design. I used several IP blocks from Xilinx Repository and a few simple blocks of my own. I only used block design and did not do any placement by myself. I also added no constraints. When I try to implement the design I get the following error. Any help would be appreciated. Vivado: 2015.3 Part: Board KC705 Rev 1.1 [Place 30-124] Unroutable Placement! A BUFHCE can only drive loads in the same clock region. The following BUFHCE clock loads are placed too far from the BUFHCE to be routable. pr_design_i/clk_wiz_0/inst/clkout1_buf (BUFH.O) is provisionally placed by clockplacer on BUFHCE_X0Y35 The loads are distributed to 1 user pblock constraints. In addition, there are 20 loads not in user pblock constraints. ... The complete log is enclosed. 
0
|
|
相关推荐
4个回答
|
|
|
你好@ ehsan_m
看起来你正在使用时钟向导IP。 从错误中可以清楚地看到BUFH试图驱动放置在OLOGIC站点上的触发器。 它们分布在多个时钟区域，因此出错。 将缓冲区类型更改为BUFG，如下面的时钟向导中所示。 谢谢，迪皮卡.---------------------------------------------- ---------------------------------------------- Google之前的问题 张贴。 如果某人的帖子回答了您的问题，请将帖子标记为“接受为解决方案”。 如果你看到一个特别好的和信息丰富的帖子，考虑给它Kudos（左边的明星） 在原帖中查看解决方案 以上来自于谷歌翻译 以下为原文 Hi @ehsan_m It looks like you are using clocking wizard IP. From the error it is clear that the BUFH is trying to drive flops which are placed on OLOGIC sites. These are spread across multiple clock regions hence the error. Change the buffer type to BUFG as shown below in clocking wizard. Thanks, Deepika. -------------------------------------------------------------------------------------------- Google your question before posting. If someone's post answers your question, mark the post as answer with "Accept as solution". If you see a particularly good and informative post, consider giving it Kudos (the star on the left)View solution in original post |
|
|
|
|
|
@ehsan_mI没有机会检查附件但错误信息是明确的.BUFHCE无法驱动位于时钟区域之外的负载，移除BUFHCE并让工具驱动这些负载。
-Pratham ------------------------------------------------ ----------------------------------------------请注意 - 请 如果提供的信息有用，请将答案标记为“接受为解决方案”。给予您认为有用并回复导向的帖子。感谢K- -------------------------------------------------- ----------------------- 以上来自于谷歌翻译 以下为原文 @ehsan_m I havent had a chance to check the attachment but error message is clear. BUFHCE cannot drive the load which are placed outside the clock region, Remove the BUFHCE and let tool drive these loads. -Pratham ---------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. ---------------------------------------------------------------------------------------------- |
|
|
|
|
|
嗨@ ehsan_m，
请访问以下链接的第55页以获取有关BUFHCE的信息：http：//www.xilinx.com/support/documentation/user_guides/ug472_7Series_Clocking.pdf 可能你可以使用BUFMR： BUFMR驱动同一区域/银行以及上下区域/银行中的BUFIO和/或BUFR。请查看上述链接的第53页。 谢谢，Arpan 谢谢，Arpan ----------------------------------------------- - - - - - - - - - - - - - - - - - - - - - - - -请注意- 如果提供的信息有用，请将答案标记为“接受为解决方案”。给予您认为有用且回复的帖子。感谢Kudos .-------------------- -------------------------------------------------- ------------------------ 以上来自于谷歌翻译 以下为原文 Hi @ehsan_m, Please go through page 55 of following link to get information on BUFHCE http://www.xilinx.com/support/documentation/user_guides/ug472_7Series_Clocking.pdf May be you can use BUFMR : The BUFMRs drive the BUFIOs and/or BUFRs in the same region/ banks and in the regions/banks above and below. Please go through page-53 of above link. Thanks, Arpan Thanks, Arpan ---------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. ---------------------------------------------------------------------------------------------- |
|
|
|
|
|
你好@ ehsan_m
看起来你正在使用时钟向导IP。 从错误中可以清楚地看到BUFH试图驱动放置在OLOGIC站点上的触发器。 它们分布在多个时钟区域，因此出错。 将缓冲区类型更改为BUFG，如下面的时钟向导中所示。 谢谢，迪皮卡.---------------------------------------------- ---------------------------------------------- Google之前的问题 张贴。 如果某人的帖子回答了您的问题，请将帖子标记为“接受为解决方案”。 如果你看到一个特别好的和信息丰富的帖子，考虑给它Kudos（左边的明星） 以上来自于谷歌翻译 以下为原文 Hi @ehsan_m It looks like you are using clocking wizard IP. From the error it is clear that the BUFH is trying to drive flops which are placed on OLOGIC sites. These are spread across multiple clock regions hence the error. Change the buffer type to BUFG as shown below in clocking wizard. Thanks, Deepika. -------------------------------------------------------------------------------------------- Google your question before posting. If someone's post answers your question, mark the post as answer with "Accept as solution". If you see a particularly good and informative post, consider giving it Kudos (the star on the left) |
|
|
|
|
只有小组成员才能发言，加入小组>>
2420 浏览 7 评论
2823 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办？
2294 浏览 9 评论
3374 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区？
2461 浏览 15 评论
有输入，但是LVDS_25的FPGA内部接收不到数据，为什么？
1162浏览 1评论
请问vc707的电源线是如何连接的，我这边可能出现了缺失元件的情况导致无法供电
584浏览 1评论
求一块XILINX开发板KC705，VC707，KC105和KCU1500
451浏览 1评论
2005浏览 0评论
729浏览 0评论
/6 
关注我们的微信
下载发烧友APP
德赢Vwin官网 观察
版权所有 © 湖南华秋数字科技有限公司
德赢Vwin官网 （电路图） 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证：合字B2-20210191
工商网监
湘ICP备2023018690号
12211
评论
淘帖
5197
