1
完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
我已成功级联IDELAYCTRL模块,以便在Xilinx版主和员工的帮助下增加分接头延迟,尤其是@syedz和@marcb。
为了下一步,我在N Path of Differential Buffer中整合了两个以上的IDELAYCTRL模块。 在实施过程中,我得到了以下DRC错误: [DRC PLIDC-5]具有冲突组的IDELAYCTRL IODELAY形状:找到具有不同IODELAY组约束的IODELAY单元格,形状相同。 IODELAY单元及其受限于此形状的组是:'mb_subsystem_i / Slave_Pre_iDelay / inst / pins [0] .idelaye2_bus:mb_subsystem_pre_idelay_0_group''mb_subsystem_i / pre_idelay / inst / pins [0] .idelaye2_bus:mb_subsystem_cascaded_Pre_Delay' 带有IODELAY组的IODELAYCTRL组是: 最后IODELAY_GROUPsSr.No.IDELAYCTRLIODELAY_GROUP1mb_subsystem_i / axi_ethernet_0 /安装/ MAC /安装/ tri_mode_ethernet_mac_idelayctrl_common_itri_mode_ethernet_mac_iodelay_grp2mb_subsystem_i / mig_7series_0 / u_mb_subsystem_mig_7series_0_0_mig / u_iodelay_ctrl / u_idelayctrl_200MB_SUBSYSTEM_MIG_7SERIES_0_0_IODELAY_MIG03mb_subsystem_i / Post_iDelay /安装/ delayctrlmb_subsystem_cascaded_Post_delay4mb_subsystem_i / pre_idelay /安装/ delayctrlmb_subsystem_cascaded_Pre_DelayAdditional IODELAY GROUPS5mb_subsystem_i / Slave_Post_iDelay /安装/ delayctrlmb_subsystem_Post_iDelay_0_group6mb_subsystem_i / Slave_Pre_iDelay /安装/ delayctrlmb_subsystem_pre_idelay_0_group 请帮助我解决这个问题。 问候, 穆赫辛 以上来自于谷歌翻译 以下为原文 I have successfully cascaded the IDELAYCTRL modules to increase the tap delays with the help of Xilinx Moderators and Employees, especially @syedz and @marcb. For the next step, i have integarted two more IDELAYCTRL Modules in the N Path of Differential Buffer. During implementation,i got following DRC Error: [DRC PLIDC-5] IDELAYCTRL IODELAY shape with conflicting groups: Found IODELAY cells with different IODELAY group constraints in the same shape. The IODELAY cells and its group constrained to this shape are: 'mb_subsystem_i/Slave_Pre_iDelay/inst/pins[0].idelaye2_bus : mb_subsystem_pre_idelay_0_group' 'mb_subsystem_i/pre_idelay/inst/pins[0].idelaye2_bus : mb_subsystem_cascaded_Pre_Delay' The IODELAYCTRL Groups with IODELAY Groups are:
Please Help me out in this Problem. Regards, Mohsin |
||
相关推荐
4个回答
|
||
你好@ mohsin_ch。
根据以前问题的经验,增量设计流程的使用看起来是一个因素。 冲突将介于设计的引用版本和增量版本之间的IODELAY_GROUP值之间。 您是否可以尝试创建包含所有新延迟实例和分组的更新参考DCP? -------------------------------------------------- -----------------------不要忘记回答,kudo,并接受为解决方案.------------- -------------------------------------------------- ---------- 在原帖中查看解决方案 以上来自于谷歌翻译 以下为原文 Hi @mohsin_ch. From experience with the previous issues, the usage of the incremental design flow looks to be a factor. The conflict would be between the IODELAY_GROUP value between the reference and incremental versions of the design. Can you try creating an updated reference DCP to use that contains all of the new delay instances and grouping? ------------------------------------------------------------------------- Don’t forget to reply, kudo, and accept as solution. ------------------------------------------------------------------------- View solution in original post |
|
|
|
你好@ mohsin_ch。
根据以前问题的经验,增量设计流程的使用看起来是一个因素。 冲突将介于设计的引用版本和增量版本之间的IODELAY_GROUP值之间。 您是否可以尝试创建包含所有新延迟实例和分组的更新参考DCP? -------------------------------------------------- -----------------------不要忘记回答,kudo,并接受为解决方案.------------- -------------------------------------------------- ---------- 以上来自于谷歌翻译 以下为原文 Hi @mohsin_ch. From experience with the previous issues, the usage of the incremental design flow looks to be a factor. The conflict would be between the IODELAY_GROUP value between the reference and incremental versions of the design. Can you try creating an updated reference DCP to use that contains all of the new delay instances and grouping? ------------------------------------------------------------------------- Don’t forget to reply, kudo, and accept as solution. ------------------------------------------------------------------------- |
|
|
|
感谢您的回复....请指导我如何创建更新的参考DCP?
以上来自于谷歌翻译 以下为原文 Thanks for the reply....Please guide me how to create an updated reference DCP? |
|
|
|
@marcb,请告诉我如何创建一个包含所有新延迟实例和分组的更新参考DCP?
我认为这是我被困的问题。 请帮帮我......我此时真的很需要。 以上来自于谷歌翻译 以下为原文 @marcb, Plese guide me how can i create an updated reference DCP to use that contains all of the new delay instances and grouping? I think this is the problem in which i am trapped. Please help me...I am really needy at this time. |
|
|
|
只有小组成员才能发言,加入小组>>
2420 浏览 7 评论
2823 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2294 浏览 9 评论
3374 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2461 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
1171浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
585浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
451浏览 1评论
2005浏览 0评论
729浏览 0评论
小黑屋| 手机版| Archiver| 德赢Vwin官网 ( 湘ICP备2023018690号 )
GMT+8, 2024-12-23 14:56 , Processed in 1.213690 second(s), Total 53, Slave 47 queries .
Powered by 德赢Vwin官网 网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
德赢Vwin官网 观察
版权所有 © 湖南华秋数字科技有限公司
德赢Vwin官网 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号