如何检查约束是否有效？

嗨，@ arthur42，请先参考以下链接：https：//forums.xilinx.com/t5/Implementation/How-to-apply-set-property-ALLOW-COMBINATORIAL-LOOPS-TRUE-to-pass/mp
/ 781323＃M18432
--------------------------------------------------
-----------------------不要忘记回答，kudo，并接受为解决方案.-------------
--------------------------------------------------
----------
在原帖中查看解决方案



以下为原文

Hi, @arthur42 ,
Please refer to the below link first:
https://forums.xilinx.com/t5/Implementation/How-to-apply-set-property-ALLOW-COMBINATORIAL-LOOPS-TRUE-to-pass/m-p/781323#M18432

-------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------View solution in original post

嗨，
请分享错误消息。
谢谢，佳日



以下为原文

Hi,

Please share the error message.

Thanks,
Yash

嗨，@ arthur42，请先参考以下链接：https：//forums.xilinx.com/t5/Implementation/How-to-apply-set-property-ALLOW-COMBINATORIAL-LOOPS-TRUE-to-pass/mp
/ 781323＃M18432
--------------------------------------------------
-----------------------不要忘记回答，kudo，并接受为解决方案.-------------
--------------------------------------------------
----------



以下为原文

Hi, @arthur42 ,
Please refer to the below link first:
https://forums.xilinx.com/t5/Implementation/How-to-apply-set-property-ALLOW-COMBINATORIAL-LOOPS-TRUE-to-pass/m-p/781323#M18432

-------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------

@ arthur42，
您是否实际检查了原理图并在组合循环上进行验证？
问题主要是由于RTL代码不正确。
请查看以下论坛链接：
https://forums.xilinx.com/t5/Synthesis/Debugging-combinatorial-loop/td-p/684698
https://forums.xilinx.com/t5/Implementation/DRC-LUTLP-1-Combinatorial-Loop-Error-bitstream-generation-failed/td-p/833650
--Syed
--------------------------------------------------
-------------------------------------------请注意 - 请标记答案
如果提供的信息有用，请“接受为解决方案”。给予您认为有用并回复导向的帖子。感谢Kudos .------------------------
--------------------------------------------------
-------------------



以下为原文

@arthur42,

Did you actually check the schematic and validate on the combinational loop? The issue is mostly due to incorrect RTL code.
Please check the following forums link:

https://forums.xilinx.com/t5/Synthesis/Debugging-combinatorial-loop/td-p/684698

https://forums.xilinx.com/t5/Implementation/DRC-LUTLP-1-Combinatorial-Loop-Error-bitstream-generation-failed/td-p/833650

--Syed



---------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
---------------------------------------------------------------------------------------------