完善资料让更多小伙伴认识你，还能领取20积分哦， 立即完善>
3天内不再提示
德赢Vwin官网
论坛|
你好，
我写一个项目计划，这就需要USB通信，需要自由外部5V电源供电。（电流要求约8安培）。 我读了自供电的USB设备需要的VBUS监测，但当我看着cy8ckit-059原理图，我看不到任何的VBUS引脚。 我应该如何监控这个工具包上的VBUS？ 谢谢， 斯坦尼斯拉夫 以上来自于百度翻译 以下为原文 Hello, I am writing a program for a project, which requires USB communication, and requires to be self-powered by external 5V supply. (Current requirement about 8 Amps.) I have read that self-powered USB device needs VBUS monitoring, but when I look at cy8ckit-059 schematics, I don't see VBUS routed to any of the pins. How should I monitor VBUS on this kit? Thanks, Stanislav 
0
|
|
相关推荐
11个回答
|
|
|
VBUS监控是通过KYPROG在CY8CKIT-059上完成的。
以上来自于百度翻译 以下为原文 VBUS Monitoring is done via Kitprog on CY8CKIT-059 |
|
|
|
|
|
对不起，我不明白。我说的USB设备端，不kitprog侧面的MicroUSB连接器的另一端比kitprog。 以上来自于百度翻译 以下为原文 Sorry, I don't understand. I am talking about u*** on device side, not kitprog side - the microUSB connector on the other end than kitprog. |
|
|
|
|
|
对不起，我感到困惑，实际上，VBESDET输入提供了连接主机VBUS的电压监控能力。 这个输入是可见的，如果VBUS监视和IO引脚在高级选项卡中的组件参数外部被选中。 这个输入被隐藏在符号上，VBUS引脚仅在CydWR文件中可用，如果选择了高级标签中的组件参数的VBUS监视和IO PIN。 以上来自于百度翻译 以下为原文 Sorry, I got confused actually the vbusdet input provides the ability to connect the host VBUS for voltage monitoring. > This input is visible if the VBUS Monitoring and IO pin external to the component parameters in the Advanced tab are selected. > This input is hidden on the symbol and VBUS pin is available only in the .cydwr file if the VBUS Monitoring and IO pin internal to the component parameters in the Advanced tab are selected. |
|
|
|
|
muuwfwr 发表于 2019-1-9 16:23 是的，我知道这些设置在哪里。但在这种情况下，我不知道正确的配置。我已经看了一个线索的示意图，但我没有看到VBUS路由到任何PSoC的引脚。这个工具箱是为USB自给而设计的吗？或者，我必须从我的设备的PCB和电源板从USB削减5V输入？ 以上来自于百度翻译 以下为原文 Yes, I know where these settings are. But I don't know correct configuration in this scenario. I have looked at the schematics for a clue, but I don't see vbus routed to any of psoc's pins. Is this kit designed for u*** selfpowered? Or do I have to cut 5V input from my device's pcb and power kit board from u***? |
|
|
|
|
柱子图宁 发表于 2019-1-9 16:35 您可以选择“组件内部的IO引脚”和“组件外部的IO引脚”之间的任何选项。 VBUS监控的两种设置之间的差异是： 组件内部的IO引脚 选择此选项后，转到CydWR并将端口引脚分配给VBUS，然后将VBUS外部连接到该端口引脚。 组件外部的IO引脚 选择此选项后，将端口引脚分配到Topdesign.cysch中的VBESDET输入到组件UBFS，并转到CyDWR，并将端口引脚分配给VBUS，然后将VBUS外部连接到该端口引脚。 对于PSoC 3／PSoC 5LP器件，如果将其分配给SIO端口，VBUS监控引脚可以直接连接到VBUS。这种配置利用这些引脚的热插拔功能。 当选择组件选项外的IO引脚时，建议通过电阻网络连接VBUS。这种连接的主要目的是在VBUS上从电压拾取中节省引脚。在第32页的UBFS数据表中显示了一个示例示意图。 以上来自于百度翻译 以下为原文 You can choose any option between "IO pin internal to the component" and "IO pin external to the component" for this kit. The difference between the two setups for VBUS monitoring is- IO pin internal to the component- After choosing this option, go to .cydwr and assign a port pin to VBUS and then externally connect VBUS to that port pin. IO pin external to the component- After choosing this option, assign a port pin to vbusdet input in Topdesign.cysch to the component USBFS and go to .cydwr and assign a port pin to VBUS and then externally connect VBUS to that port pin. For a PSoC 3/PSoC 5LP device, the VBUS monitoring pin can be directly connected to VBUS, if it is assigned to an SIO port. This configuration utilizes the hot swap capabilities of these pins. It is recommended to connect the VBUS through the resistive network, when the IO pin external to the component option is selected. Main aim of such connection is to save pin from voltage picks on VBUS. An example schematic is shown in the USBFS datasheet at page#32 |
|
|
|
|
|
哦。所以我需要把VBUS连接到一些PIN上。我有几根空针，可以在那儿焊接电线。但是在哪里焊接另一端呢？没有办法我可以直接焊接到USB连接器，我会缩短它的引脚。 编辑：不幸的是，已经使用了具有SIO能力的整个P12。把它移到另一个港口已经太迟了……PCBs在家里和焊接。我现在该怎么办？ 以上来自于百度翻译 以下为原文 Oh. So I need to connect VBUS to some pin. I have a few empty pins, and can solder a wire there. But where to solder the other end? There's no way I can solder directly to u*** connector, I would short its pins. EDIT: Unfortunately, entire P12, which has SIO capability, is already used. It is too late to move it to other port...PCBs are at home and soldered. What should I do now? |
|
|
|
|
柱子图宁 发表于 2019-1-9 17:02 此套件不具有用于外部连接的VBUS分离销。 以上来自于百度翻译 以下为原文 This kit doesn't has VBUS separate pin for external connection |
|
|
|
|
|
是的，我注意到董事会没有为这种情况做好准备。如果我把电线焊接在保险丝（F1）上怎么办？前保险丝（标记为红点），还是保险丝（绿点）？ 而且，如果我没有一个未使用的SIO端口，我需要知道需要什么电路。 以上来自于百度翻译 以下为原文 Yes, I have noticed that the board isn't prepared for this scenario. What if I solder a wire to the fuse(F1)? Better before the fuse(marked as red point), or after the fuse(green point)? Also, I do need to know what circuitry is required, if I don't have an unused SIO port? |
|
|
|
|
柱子图宁 发表于 2019-1-9 17:20 可以连接在保险丝的。但我想告诉你我们没有测试设置。 正如我前面提到的， 建议通过电阻网络连接的VBUS，当IO引脚的外部组件的选择。这种连接的主要目的是节约引脚电压挑选的VBUS。例图显示在USB系统数据表页# 32 所以，你可以连接这个电阻结构实现GPIO（用于监测）和VBUS。 以上来自于百度翻译 以下为原文 Can connect before the fuse.But I wish to tell you we have not tested this setup. As I have mentioned previously also- It is recommended to connect the VBUS through the resistive network, when the IO pin external to the component option is selected. Main aim of such connection is to save pin from voltage picks on VBUS. An example schematic is shown in the USBFS datasheet at page#32 So,you can implement this resistive structure for connection between GPIO ( Used for monitoring ) and VBUS. |
|
|
|
|
|
你好，
我也需要一些帮助来更好地理解这种情况。 因此，阅读你的一些文档似乎意味着两件事（再次类似的情况下，我的PSCO5由一些外部5V电源供电）： 1。它说“删除二极管D1，以确保VTARG不提供从编程工具包到设备” 2。你需要VBUS监控 所以在任何情况下，这意味着你必须有一些外部I/O引脚留下，在某种程度上，你必须连接到VBUS，我想“做得更好”，你应该删除D2（或者它不是必要的，一旦D1被删除了吗？）连接那个电线，就像他说的，但是使用数据表第33页的电路？ 我只是尝试使用“外部引脚”和钳工指定给P12〔2〕。哪个不是SIO PIN？对吗？？？？ 在这一点上，我需要的是“第33页电路”还是没有必要在这一点上做任何事情？？ 干杯。 以上来自于百度翻译 以下为原文 Hi, I'd need some help as well to better understand this scenario. So reading some of your documentation seems to imply two things ( again similar scenario I'd have the PSCO5 powered by some external 5V supply power ) : 1. It says " remove diode D1 to ensure VTARG is NOT supplied from programming kit to the device " 2. you need vbus monitoring So in any case it means you MUST have some external I/O pin left that in some way you have to connect to VBUS, which I suppose "to do things better" you SHOULD remove D2 ( or it's not necessary once D1 is removed ? ) , connect that wire as the guy said but using the circuit at page 33 of the datasheet ? I just made a try using "external pin" and the fitter assigned it to P12[2] .. which isn't a SIO pin ? Is that correct ??? Do I need at this point that "page 33 circuit" or is not necessary to do anything at this point ?? Cheers. |
|
|
|
|
|
嗨，你好！
其实在做，注意”等等，这些引脚应该已在使用中”。我设法将它重新锁定到似乎未被使用的P15（4）。 我也注意到，要不是“模拟”销但“数字输入”，那是正确的？ 所以基本上你说一次，我要做连接，引脚VBUS通过RC的事在33页，应该挑选出来好吗？ 以上来自于百度翻译 以下为原文 Hi again, actually after done that and noticing "hang on, those pins should be already in use" .. I manage to re-lock it to P15[4] that seems unused. I also noted that has to be NOT an "analog" pin but a "digital input", is that correct ? So basically you saying that once done that I should connect THAT pin to VBUS via that RC thing at page 33 and that should sort it all out properly ? |
|
|
|
|
只有小组成员才能发言，加入小组>>
754个成员聚集在这个小组
加入小组2105 浏览 1 评论
1851 浏览 1 评论
3669 浏览 1 评论
请问可以直接使用来自FX2LP固件的端点向主机FIFO写入数据吗？
1786 浏览 6 评论
1536 浏览 1 评论
CY8C4025LQI在程序中调用函数，通过示波器观察SCL引脚波形，无法将pin0.4(SCL)下拉是什么原因导致？
568浏览 2评论
CYUSB3065焊接到USB3.0 TYPE-B口的焊接触点就无法使用是什么原因导致的？
422浏览 2评论
CX3连接Camera修改分辨率之后，播放器无法播出camera的画面怎么解决？
437浏览 2评论
383浏览 2评论
使用stm32+cyw43438 wifi驱动whd，WHD驱动固件加载失败的原因？
915浏览 2评论
/6 
关注我们的微信
下载发烧友APP
德赢Vwin官网 观察
版权所有 © 湖南华秋数字科技有限公司
德赢Vwin官网 （电路图） 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证：合字B2-20210191
工商网监
湘ICP备2023018690号
2404
评论
淘帖
1709
