1
完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
扫一扫,分享给好友
我从OpenCores下载了vhdl中的aes代码
但有些代码我不明白 这里的所有代码aes_pkg.vhdl aes_enc.vhd key_expansion.vhdl aes_dec.vhd 你知道吗((v_CALCULAtiON_CNTR))的缩写是什么? 还有((v_TEMP_VECTOR))和((i_FRW_ADD_RD0)) 还有((FF_VALID_KEY)) 还有((v_KEY_COL_IN0))和((i_INTERN_ADDR_RD0)) 如果你知道plz告诉我,因为它们都是信号,我需要很好地理解我的毕业设计代码 我不明白这段代码 _________________________________________________________________________________ _________________________________________________________________________________ - 如果CE_I ='1则为RAM,则如果SRAM_WREN0 ='1'则KEY_EXPAN0(i_SRAM_ADDR_WR0)结束; v_KEY_COL_OUT0结束if; - 如果RESET_I ='1'则写入地址,然后写入i_SRAM_ADDR_WR0 elsif CE_I ='1'然后如果FF_VALID_KEY ='0'且VALID_KEY_I ='1'则i_SRAM_ADDR_WR0 elsif SRAM_WREN0 ='1'然后i_SRAM_ADDR_WR0结束if; 万一; ________________________________________________________________________________ ________________________________________________________________________________ 还有这个 ________________________________________________________________________________ - 如果RESET_I ='1'则读取地址,然后i_INTERN_ADDR_RD0 elsif CE_I ='1'然后如果FF_VALID_KEY ='0'且VALID_KEY_I ='1'则i_INTERN_ADDR_RD0 elsif v_CALCULATION_CNTR = x“07”然后i_INTERN_ADDR_RD0 elsif v_CALCULATION_CNTR = x“08”然后 i_INTERN_ADDR_RD0 ELSIF v_CALCULATION_CNTR = X “09” 然后i_INTERN_ADDR_RD0 ELSIF v_CALCULATION_CNTR = X “0A” 然后i_INTERN_ADDR_RD0 ELSIF KEY_SIZE = 1然后,如果v_CALCULATION_CNTR = X “0B” 则i_INTERN_ADDR_RD0 ELSIF v_CALCULATION_CNTR = X “0C” 然后i_INTERN_ADDR_RD0 END IF; elsif KEY_SIZE = 2然后如果v_CALCULATION_CNTR = x“10”则i_INTERN_ADDR_RD0 elsif v_CALCULATION_CNTR = x“11”然后i_INTERN_ADDR_RD0 elsif v_CALCULATION_CNTR = x“12”然后i_INTERN_ADDR_RD0 elsif v_CALCULATION_CNTR = x“13”然后i_INTERN_ADDR_RD0结束if; _______________________________________________________________________________________ 我需要了解任何人可以帮助我的代码吗? aes.rar 10 KB 以上来自于谷歌翻译 以下为原文 i downloaded the code of aes in vhdl from OpenCores but there is some code i don't understand the all codes here aes_pkg.vhdl aes_enc.vhd key_expansion.vhdl aes_dec.vhd do you know ((v_CALCULATION_CNTR )) abbreviation for what?? and also ((v_TEMP_VECTOR)) and((i_FRW_ADD_RD0)) and also ((FF_VALID_KEY )) and also ((v_KEY_COL_IN0 )) and (( i_INTERN_ADDR_RD0 )) if you know plz tell me as they are all signals and i need to understand code very well for my graduation project and i don't understand this code _________________________________________________________________________________ _________________________________________________________________________________ -- RAM if CE_I = '1' then if SRAM_WREN0 = '1' then KEY_EXPAN0(i_SRAM_ADDR_WR0) <= v_KEY_COL_IN0; end if; v_KEY_COL_OUT0 <= KEY_EXPAN0(i_SRAM_ADDR_RD0); end if; -- Write address if RESET_I = '1' then i_SRAM_ADDR_WR0 <= 0; elsif CE_I = '1' then if FF_VALID_KEY = '0' and VALID_KEY_I = '1' then i_SRAM_ADDR_WR0 <= 0; elsif SRAM_WREN0 = '1' then i_SRAM_ADDR_WR0 <= i_SRAM_ADDR_WR0 + 1; end if; end if; ________________________________________________________________________________ ________________________________________________________________________________ and also this ________________________________________________________________________________ -- Read address if RESET_I = '1' then i_INTERN_ADDR_RD0 <= 0; elsif CE_I = '1' then if FF_VALID_KEY = '0' and VALID_KEY_I = '1' then i_INTERN_ADDR_RD0 <= 0; elsif v_CALCULATION_CNTR = x"07" then i_INTERN_ADDR_RD0 <= i_INTERN_ADDR_RD0 + 1; elsif v_CALCULATION_CNTR = x"08" then i_INTERN_ADDR_RD0 <= i_INTERN_ADDR_RD0 + 1; elsif v_CALCULATION_CNTR = x"09" then i_INTERN_ADDR_RD0 <= i_INTERN_ADDR_RD0 + 1; elsif v_CALCULATION_CNTR = x"0A" then i_INTERN_ADDR_RD0 <= i_INTERN_ADDR_RD0 + 1; elsif KEY_SIZE = 1 then if v_CALCULATION_CNTR = x"0B" then i_INTERN_ADDR_RD0 <= i_INTERN_ADDR_RD0 + 1; elsif v_CALCULATION_CNTR = x"0C" then i_INTERN_ADDR_RD0 <= i_INTERN_ADDR_RD0 + 1; end if; elsif KEY_SIZE = 2 then if v_CALCULATION_CNTR = x"10" then i_INTERN_ADDR_RD0 <= i_INTERN_ADDR_RD0 + 1; elsif v_CALCULATION_CNTR = x"11" then i_INTERN_ADDR_RD0 <= i_INTERN_ADDR_RD0 + 1; elsif v_CALCULATION_CNTR = x"12" then i_INTERN_ADDR_RD0 <= i_INTERN_ADDR_RD0 + 1; elsif v_CALCULATION_CNTR = x"13" then i_INTERN_ADDR_RD0 <= i_INTERN_ADDR_RD0 + 1; end if; _______________________________________________________________________________________ plz i need to understand the code any one can help me ? aes.rar 10 KB |
|
相关推荐
1个回答
|
|
我不知道它是对还是错。我正在发送一个代码。请检查它并发送给我正确的一个及其块。
sha 1 LIBRARY ieee.doc 190 KB 以上来自于谷歌翻译 以下为原文 i donot know whether it is right or wrong.i am sending a code.please check it and send me the correct one and its block also. sha 1 LIBRARY ieee.doc 190 KB |
|
|
|
只有小组成员才能发言,加入小组>>
2416 浏览 7 评论
2821 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2292 浏览 9 评论
3372 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2459 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
1157浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
584浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
450浏览 1评论
2005浏览 0评论
729浏览 0评论
小黑屋| 手机版| Archiver| 德赢Vwin官网 ( 湘ICP备2023018690号 )
GMT+8, 2024-12-23 00:38 , Processed in 1.437121 second(s), Total 76, Slave 60 queries .
Powered by 德赢Vwin官网 网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
德赢Vwin官网 观察
版权所有 © 湖南华秋数字科技有限公司
德赢Vwin官网 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号