1
完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
嗨!
我处于系统设计的早期阶段,我想知道如何为未来的固件升级制作智能设计。 我打算用Spartan 6或Artix FPGA构建一个系统,但系统中还会有一个BeagleBone(基于ARM的Linux控制器)。 现在,我希望FPGA在启动时从闪存(SPI或BPI,无关紧要)加载其配置,像往常一样,但我也希望能够使用BeagleBone重新编程闪存。 我已经阅读了XAPP583,它讲述了微处理器如何重新编程FPGA(而不是闪存)。 我已经阅读了XAPP1146,其中讨论了FPGA内部的微型激光器如何重新编程闪存。 我已经阅读了XAPP058,它讲述了外部嵌入式控制器如何使用JTAG端口重新编程FPGA(和闪存?)。 我曾考虑过直接将CPU连接到闪存的SPI端口,或者通过多路复用器,但这是最好的方法吗? 有没有人这样做,想分享一些经验? 亲切的问候 约翰 以上来自于谷歌翻译 以下为原文 Hi! I am in the early phase of a system design and I wonder how to make a smart design for future firmware upgrades. I plan to build a system with a Spartan 6 or Artix FPGA but there will also be a BeagleBone (Arm-based Linux controller) in the system. Now, I would like the FPGA to load its configuration from a flash (SPI or BPI, doesn't matter) at boot, as usual but I would also like to be able to reprogram the flash using the BeagleBone. I have read XAPP583 which talks about how a microprocessor can reprogram the FPGA (not the flash). I have read XAPP1146 which talks about how a microblaze inside the FPGA can reprogram the flash. I have read XAPP058 which talks about how an external embedded controller can reprogram the FPGA (and flash?) using the JTAG ports. I have considered connecting the CPU to the SPI port of the flash directly, or via muxes but is that the best way to do it? Has anyone done this and would like to share some experience? Kind Regards Johan |
|
相关推荐
3个回答
|
|
我用V4做了这个,但这没关系。
我挂了一个8051的SPI闪存.SPI闪存由8051编程,固件映像通过UART进入。 FPGA使用从器件串行配置,微控制器只需从SPI EEPROM读取图像,然后将数据串位到FPGA。 微负责驱动PROGRAM_B和INIT_B以及监控INIT_B和DONE。 ----------------------------是的,我这样做是为了谋生。 以上来自于谷歌翻译 以下为原文 I did this with a V4, but that doesn't matter. I hung an SPI flash off of an 8051. The SPI flash was programmed by the 8051, with the firmware image coming in over UART. The FPGA uses slave serial configuration and the micro would simply read the image from the SPI EEPROM and bit-bang the data to the FPGA. The micro is responsible for driving PROGRAM_B and INIT_B as well as monitoring INIT_B and DONE. ----------------------------Yes, I do this for a living. |
|
|
|
您检查过:http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_7/PlanAhead_Tutorial_Reconfigurable_Processor.pdf
以上来自于谷歌翻译 以下为原文 Did you check: http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_7/PlanAhead_Tutorial_Reconfigurable_Processor.pdf |
|
|
|
我也用Spartan 6做过类似的事情。
在该系统中,S6是SPI存储器的主器件,PROG_B线路在启动时由微控制器(LC1114,Ithink)控制(微控制器还控制为FPGA供电的数字电源电路)。 主机CPU - 运行VxWorks的Intel Atom的ComEx板 - 具有FPGA映像(与SPI存储器中的映像不同),并通过PCIe链路将数据传输到FPGA,FPGA又将数据写入SPI 记忆,逐页。 然后,FPGA可以通过第二个专用SPI通信通道从微处理器请求重新配置。 该系统使用FPGA的多重引导功能。 这在当时似乎是一个好主意,但现在我把它写下来,看起来相当复杂! 但它完美无缺。 仅供参考,使用LX25T整个写入 - 重新配置序列大约需要10秒,并包含数据验证序列。 ----------“我们必须学会做的事情,我们从实践中学习。” - 亚里士多德 以上来自于谷歌翻译 以下为原文 I have also done something similar, with a Spartan 6. In this system, the S6 is Master of an SPI memory and the PROG_B line is controlled by a micro (LC1114, I think) at start up (the micro also controls a digital power circuit that supplies the FPGA). A host CPU - ComEx board with an Intel Atom running VxWorks - has an FPGA image (different to the one in the SPI memory) and transfers data, over a PCIe link, to the FPGA which, in turn, writes the data into the SPI memory, page by page. The FPGA can then request reconfiguration from the micro over a second dedicated SPI comms channel. This system uses the multiboot feature of the FPGA. It seemed like a good idea at the time but now I write it down, it seems rather complicated! It works perfectly, though. Just for info, the entire write-to-reconfigure sequence takes about 10 seconds using an LX25T, and includes a data verification sequence. ---------- "That which we must learn to do, we learn by doing." - Aristotle |
|
|
|
只有小组成员才能发言,加入小组>>
2416 浏览 7 评论
2821 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2292 浏览 9 评论
3372 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2458 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
1124浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
581浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
447浏览 1评论
2002浏览 0评论
726浏览 0评论
小黑屋| 手机版| Archiver| 德赢Vwin官网 ( 湘ICP备2023018690号 )
GMT+8, 2024-12-22 03:01 , Processed in 1.342646 second(s), Total 79, Slave 63 queries .
Powered by 德赢Vwin官网 网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
德赢Vwin官网 观察
版权所有 © 湖南华秋数字科技有限公司
德赢Vwin官网 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号