完善资料让更多小伙伴认识你，还能领取20积分哦， 立即完善>
3天内不再提示
德赢Vwin官网
论坛|
大家好，
我想在不同的触发条件下同时存储我在芯片内核中添加的所有信号的数据。 我怎么能做到这一点？ 我的要求是，我正在将数据写入闪存（64 MB），其中每240个我只能写16个字。 因此，在写入完整的64 MB时，在少数地址位置缺少数据，因此要检查为什么这些字丢失，我需要查看不同地址位置的少量信号的状态。 由于芯片的深度不能捕获完整的数据，我想在芯片内同时捕获不同触发条件下的信号。 如果没有使用chipcope（incase），是否可以使用任何其他软件？ 以上来自于谷歌翻译 以下为原文 Hi all, i wanted to store the data of all signals i am adding into chipscope core at different trigger conditions simulataneously. how can i accomplish this? My requirement is, i am writing data into flash (64 MB) where i can write only 16 words for every 240 us. So while writing complete 64 MB, at few address locations data is missing, so to check why those words are missing i need to see status of few signals at different address locations. Since depth of chipscope cant capture complete data, i want to capture the signals at different trigger conditions simultaneously in chipscope. If not with chipscope (incase), is it possible with any other software? 
0
|
|
相关推荐
5个回答
|
|
|
您是否看过ChipScope中的条件存储？
如果启用此选项，则可以使用与触发器相同类型的规则，即使用多个匹配单元，可以将多个条件的OR作为存储限定条件。 - Gabor 以上来自于谷歌翻译 以下为原文 Have you looked at conditional storage in ChipScope? If you enable this, then you can use the same type of rules as for triggers, i.e. with multiple match units, you can have the OR of several conditions as the storage qualification. -- Gabor |
|
|
|
|
|
嗨gabor，
你的意思是说存储资格条件？ 如果是这样的话，我通过给出匹配单位的OR方程式尝试，其中只触发一次但不是同时触发所有匹配单位。 我想同时捕捉不同匹配单位的信号。 我的要求是如果我用数据写1000个地址位置，如果我想捕获地址位置16,32,48的信号，我怎么能在“触发运行模式：单一”中做到这一点？ 什么应该是“触发条件方程”，“Windows”和“存储资格”的设置？ 这里的匹配单位为3，即第一匹配单元将是地址16，第二地址32和第三地址将是地址48。 以上来自于谷歌翻译 以下为原文 Hi gabor, Do u mean to say storage qualification condition? If it is so, in that i tried by giving OR equation of Match units, where in it triggers only once but not for all the match units simulataneously. I want to capture the signals at different match units simultaneously. My requirement is if i write 1000 address locations with data, if i want to capture the signals at address locations 16,32,48 how can i do that in the "Trigger Run Mode : Single"? what should be the settings of "Trigger Condition Equation", "Windows" and "Storage Qualification"? Match units here wil be 3, i.e., 1st Match unit will be Address 16, 2nd Address 32 and 3rd wil be Address 48. |
|
|
|
|
|
我很难理解你的尝试。
存储限定使用一个或多个匹配单元来确定何时将数据保存到缓冲区中。 可以将其视为ILA RAM的写入使能。 您可以拥有多个匹配单元，用于触发的单元可以与用于存储限定的单元不同。 在多个匹配单元上使用OR方程意味着在任何匹配单元处于活动状态时存储数据。 这是你同时存储的意思吗？ 这与具有多个触发条件不同，其中只有一个触发条件，即在布防核心后首先发生，将导致ILA触发。 如果您无法从少量匹配单元轻松生成所需的存储资格，那么将所需的存储限定信号添加到您的设计中可能很有用，这样您就可以将该信号与单个匹配单元一起用作存储 预选赛。 - Gabor 以上来自于谷歌翻译 以下为原文 I'm having a hard time understanding what you tried. Storage qualification uses one or more match units to determine when to save data into the buffer. Think of this as the write enable for the ILA's RAM. You can have multiple match units, and the ones you use to trigger can be different from those used for storage qualification. Using an OR equations on multiple match units means to store data when any of the match units is active. Is this what you mean by storing simultaneously? This is different from having multiple trigger conditions, only one of which, the first to occur after arming the core, will cause the ILA to trigger. If you can't easily generate the storage qualification you want from a small number of match units, then it might be useful to add the required storage qualifying signal to your design so you can just use that signal with a single match unit as a storage qualifier. -- Gabor |
|
|
|
|
|
没有我的要求是当我给出3个匹配单位时，他们应该在所有3个匹配单位（不是3个匹配单位中的一个）中触发ILA，通过给出单次运行命令（不单独给出3次单次运行命令）来触发
ILA，然后我想将所有这3组数据保存到缓冲区。 这就是我所说的“同时捕获不同触发条件下的信号”。 我希望你现在明白了。 这个功能在Chipscope中是否可用（如果没有，有没有其他方法可以做到这一点）？ 如果你根本不明白请回复我。 提前致谢。 以上来自于谷歌翻译 以下为原文 No my requirement is when i give 3 match units, they should trigger the ILA at all the 3 match units (not one of the 3 match units), by giving Single Run command (not giving the Single Run command 3 times seperately) to trigger the ILA, then i want to save all those 3 sets of data into buffer. That is what i meant by "Capturing the signals at different trigger conditions simultaneously". I hope u understood now. Is this feature available in Chipscope (if not, is there any other method to do this) ? If at all u didnt understand pls do reply me. Thanks in advance. |
|
|
|
|
|
听起来你真的想要三个独立的ILA来做你想做的事。
但是，用户界面不允许您轻松地同时对所有三个进行武装。 我建议使用存储资格基本上需要一个ILA并选择它存储的内容。 我们的想法是将3个匹配事件中的每个事件的存储空间减少到不到ILA缓冲区大小的1/3。 然后理论上单个缓冲区将显示来自所有3个事件的数据。 您可能需要外部逻辑的一些帮助来帮助获取存储鉴定信号，特别是如果您需要查看导致匹配事件的数据。 对于像闪存接口那样慢的东西，一个简单的事情就是在一些有趣的信号发生变化时记录数据。 您可能会在缓冲区中获得大量不需要的闪存周期，但缓冲区将保留更多的闪存周期，因为它不会在每个系统时钟周期中存储数据。 - Gabor 以上来自于谷歌翻译 以下为原文 It sounds like you really want three independent ILA's to do what you want. However the user interfacce will not allow you to easily arm all three at once. My suggestion to use storage qualification basically takes a single ILA and selects what it stores. The idea is to reduce storage for each of the 3 matched events to less than 1/3 of the ILA's buffer size. Then theoretically the single buffer will show data from all 3 events. You might need some help from external logic to help get the storage qualification signals, especially if you need to look at data leading up to the match event. For something slow like a flash interface, one easy thing is to just record data when some interesting signals have changed. You might get a lot of unwanted flash memory cycles in the buffer, but the buffer will hold a lot more of them because it doesn't store data on every system clock cycle. -- Gabor |
|
|
|
|
只有小组成员才能发言，加入小组>>
2432 浏览 7 评论
2831 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办？
2300 浏览 9 评论
3379 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区？
2471 浏览 15 评论
有输入，但是LVDS_25的FPGA内部接收不到数据，为什么？
1421浏览 1评论
请问vc707的电源线是如何连接的，我这边可能出现了缺失元件的情况导致无法供电
597浏览 1评论
求一块XILINX开发板KC705，VC707，KC105和KCU1500
463浏览 1评论
2016浏览 0评论
739浏览 0评论
/7 
关注我们的微信
下载发烧友APP
德赢Vwin官网 观察
版权所有 © 湖南华秋数字科技有限公司
德赢Vwin官网 （电路图） 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证：合字B2-20210191
工商网监
湘ICP备2023018690号
1759
评论
淘帖
2278
