完善资料让更多小伙伴认识你，还能领取20积分哦， 立即完善>
3天内不再提示
德赢Vwin官网
论坛|
大家好。现在我可以用评估板运行奴隶FIFO异步示例。我仍然想知道如何检查从FIFO GPIF的传输速度。使用UART调试器，我发现在从FIFO异步示例中数据传输不是那么快。如何提高传输速度和最大传输速度？
谢谢， 陈乐华 以上来自于百度翻译 以下为原文 Hello, everyone. Now I can run the Slave FIFO Asynchronous example with the evaluation board. I still want to know how to check the transfer speed of the Slave FIFO GPIF. With the UART debugger, I find the data transfer is not so fast in Slave FIFO Asynchronous example. How could I increase the transfer speed and what is the maximum transfer speed we can get? Thanks, Lehua Chen 
0
|
|
相关推荐
4个回答
|
|
|
我犯了一个错误。拖缆正在工作！当我提高频率（方波）在SLWR为390k（每传输128；包xfers队列16），我能得到的吞吐量（700kb／s）和接收的数据是成功的。据估计，测量吞吐量是可靠的。
现在我需要做的是与Slave FIFO异步提高传输速度。我在传输庞大的数据从FPGA到GPIF的唯一兴趣然后PC优化的Slave FIFO异步例子任何建议将不胜感激。谢谢你，乐华晨 以上来自于百度翻译 以下为原文 I made a mistake. The Streamer is working! When I increase the frequency (square wave) at the SLWR to 390K (Packets per Xfer 128; Xfers to Queue 16), I can get the Throughput (700KB/s) and the received data are Successes. According to estimation, the measured throughput is reliable. Now what I need to do is increasing the transfer speed with the Slave FIFO Asynchronous. I am only interest in transferring huge data from the FPGA to GPIF and then to PC. Any suggestions to optimize the Slave FIFO Asynchronous example will be appreciated. Thank you, Lehua Chen |
|
|
|
|
|
嗨，乐华晨，
很高兴知道这一点。 使用“突发”可以增加吞吐量。我不确定您是否尝试了SDK附带的UBBulkSuthCink Link示例。你可以在那个项目中寻找“CyfxfxEppBurthl长度”。还有一个Read .txt来解释执行性能优化所需的步骤。 当做， 西克里希纳。 以上来自于百度翻译 以下为原文 Hi Lehua Chen, Good to know that. Using "burst" you can increase the throughput. I am not sure whether you tried the USBBulkSourceSink example that comes with the SDK. You can look for "CY_FX_EP_BURST_LENGTH" in that project. Also there is a readme.txt to explain the steps needed to do performance optimizations. Regards, sai krishna. |
|
|
2019-4-29 14:43:28
评论
|
|
|
你好，sai Krishna，
谢谢你的回复。我现在解决了这个问题。我还尝试了从FIFO同步的例子。当PCLK连接到40MHz方波（受函数发生器限制）时，我得到最大吞吐量115700 kb/s。总之，我所犯的错误如下：（1）在从FIFO异步示例中，我将SLWR连接到常数0。所以写入过程无法启动。在我把SLWR连接到函数生成器之后，写入过程就开始了。但是SLWR上的频率仅为3kHz，对于拖缆检查吞吐量是两个小。因此，我一直认为拖缆没有正确的工作方式。（2）在从FIFO同步的例子中，SLDR可以连接到常数0（可能是由于PCLK）。在我在BulkSuthink中做的优化之后，一切都很好。谢谢你的帮助，陈冠希 以上来自于百度翻译 以下为原文 Hello, sai Krishna, Thank you for your reply. I solved the problem now. I also tried Slave FIFO Synchronous example. When the PCLK is connected to 40MHz square wave (limited by the function generator), I get the maximal throughput 115700KB/s. I think this is reasonable. In conclusion, the mistakes made by me are as following: (1) In the Slave FIFO Asynchronous example, I connected the SLWR to constant 0. So the write process can not start. After I connected the SLWR to the function generator, the write process is on. But the frequency on SLWR is only 3KHz, it is two small for the Streamer to check the throughput. Therefore, I always thought the Streamer did not work in the right way. (2) In the Slave FIFO Synchronous example, SLDR can be connected to constant 0 (maybe due to the PCLK). After optimizing as what I did in Bulksourcesink, everything is fine. Thank you for your kind help, Sai Krishna Lehua Chen |
|
|
|
|
|
我很乐意帮助你。
感谢您在论坛上发表您的学习，让其他客户从您的帖子中获益。 当做， 西克里希纳。 以上来自于百度翻译 以下为原文 It’s my pleasure to help you. Thanks for posting your learnings in the forum so that the other customers will get benefit out of your posts. Regards, sai krishna. |
|
|
2019-4-29 15:20:09
评论
|
|
只有小组成员才能发言，加入小组>>
754个成员聚集在这个小组
加入小组2113 浏览 1 评论
1860 浏览 1 评论
3673 浏览 1 评论
请问可以直接使用来自FX2LP固件的端点向主机FIFO写入数据吗？
1794 浏览 6 评论
1540 浏览 1 评论
CY8C4025LQI在程序中调用函数，通过示波器观察SCL引脚波形，无法将pin0.4(SCL)下拉是什么原因导致？
582浏览 2评论
CYUSB3065焊接到USB3.0 TYPE-B口的焊接触点就无法使用是什么原因导致的？
434浏览 2评论
CX3连接Camera修改分辨率之后，播放器无法播出camera的画面怎么解决？
445浏览 2评论
393浏览 2评论
使用stm32+cyw43438 wifi驱动whd，WHD驱动固件加载失败的原因？
1021浏览 2评论
/7 
关注我们的微信
下载发烧友APP
德赢Vwin官网 观察
版权所有 © 湖南华秋数字科技有限公司
德赢Vwin官网 （电路图） 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证：合字B2-20210191
工商网监
湘ICP备2023018690号
1418
淘帖
1328
