How to implement the circuit in EAB within VHDL coding
State Machine Design ?Design a state machine that will detect a Serial pattern of “011011” from a serial_in stream ?When this pattern is detected set match = ‘1’output for one cycle ?Test your design by Input the following pattern “011101”, “011011”