PCI2031 pdf datasheet (PCI-to-

The TIPCI2031 PCI-to-PCI bridge provides a high-pe rf ormance connection path between two peripheral
component interconnect (PCI) buses. Transactions canoccur between a master on one PCI bus and a target
on another PCI bus. The bridge supports bu rst-mode transfers to maximize data throughput, and the two bus
traff icpaths through the bridge act independently.
The PCI2031 bridge is compliant with the PCI Local Bus Specification 2.1, and can be used to overcome the
electrical lo ading limit of ten devices per PCI bus by creating hierarchical buses. Furthermore, add-in cards
requiring multiple PCI devices can use the bridge to overcome the electrical loading limit of one PCI device
per slot.
The PCI2031 bridge is also compliant with the PCI-to-PCI Bridge Specification 1.0, and implements many
additional features that make it an ideal solution for bridging two PCI buses. It can be configured for subtractive
decoding, and negative decoding can be disabled on the secondary interface. Two extension windows are also
included for special decoding purposes. The serial- and parallel-port addresses can also be prog rammed for
positive decoding on the primary interface. The bridge implements many other features, listed above, that add
performance and flexibility.
An advanced CMOS process is utilized to achieve low system-power consumption while operating at PCI clock
rates up to 33 MHz.