资料介绍
The CY7C1311KV18, CY7C1911KV18, CY7C1313KV18, and CY7C1315KV18 are 1.8 V SynchronousPipelined SRAMs, equipped with QDR II architecture. QDR II architecture consists of two separate ports: the readport and the write port toaccess the memory array. The read port has dedicated data outputs to support read operations and the write port has dedicated data inputs to support write operations. QDR II architecture has separate data inputs and data outputs to completely eliminate the need to ‘turnaround’ the data bus that exists with common I/O devices. Each portcanbe accessed through a common address bus. Addresses for read and write addresses are latched on alternate rising edges of the input (K) clock. Accesses to the QDR II read and write ports are independent of one another. Tomaximize data throughput, both read and write ports are equipped withDDRinterfaces. Each address location is associated with four 8-bit words (CY7C1311KV18), 9-bit words (CY7C1911KV18), 18-bit words (CY7C1313KV18), or 36-bit words (CY7C1315KV18) that burst sequentially into or out of the device. Because data can be transferred into and out of the device on every rising edge of both input clocks (K and K and C and C), memory bandwidth is maximized whilesimplifying system design by eliminating bus ‘turnarounds’。 Depth expansion is accomplished with port selects, which enables each port to operate independently. All synchronous inputs pass through input registers controlledby the K or K input clocks. All data outputs pass through output registers controlled by the C or C (or K or K in a single clock domain) input clocks. Writes are conducted with on-chip synchronous self-timed write circuitry. For a complete list of related documentation, click here.
- 如何使用QDR(TM)IISRAM和 DDRIISRAM用户手册
- CY7C1643KV18和CY7C1645KV18静态存储器的数据手册免费下载3次下载
- SRAM72-MbitQDR®II+SRAM4字突发架构(2.5 周期读延迟17次下载
- SRAM72-MbitQDR®IISRAM2字突发结构12次下载
- 18兆位DCD同步SRAM的流水线cy7c1386d4次下载
- cy7c1353g 4兆位(256KSRAM×18)流过诺博™架构3次下载
- cy7c1663kv18/cy7c1665kv18数据手册6次下载
- cy7c1381d18兆位(512K的×36/1M×18) 流通过SRAM5次下载
- 36兆位QDR®IISRAM两词突发结构cy7c1412kv182次下载
- y7c1383f18兆位(512K的×36/1M×18)流过的SRAM3次下载
- cy7c1312kv18/cy7c1314kv1818兆位QDRSRAM®II双字突发结构5次下载
- CY7C1380D-167AXC,18兆位(512K的×36/1M×18)流水线SRAM2次下载
- 72兆位的流水线结构的SRAM™诺伯CY7C1472V25-200AXC9次下载
- 72兆位流水线结构的SRAM™诺伯CY7C1470V33-167AXI12次下载
- 72兆位QDR®IISRAM两词突发结构CY7C1512KV18-300BZXC4次下载
- DS18B20 数字温度计特点2044次阅读
- 使用DS28E18的基础知识913次阅读
- 微功耗运算放大器驱动8通道18位同步采样ADC2163次阅读
- DS18B20的C语言驱动程序5252次阅读
- 微雪电子CY7C68013A高速USB通信模块简介2617次阅读
- 在嵌入式C语言中该如何使用结构666次阅读
- 使用LT6018驱动高速18位和20位逐次逼近寄存器(SAR)ADC4260次阅读
- STM32单片机特性解析9916次阅读
- Wishbone总线的突发结束3031次阅读
- QDRSRAM接口FPGA详细Verilog代码分享7776次阅读
- 单片机中Avr和Stm32区别及选取技巧详解6606次阅读
- ds18b20时序图_ds18b20操作流程2.5w次阅读
- 18位、1.33MSPS、16通道数据采集系统2497次阅读
- 24位、250kSPS单电源数据采集系统1955次阅读
- 基于DS18B20和89C2051组成的温度显示电路9509次阅读
下载排行
本周
- 1TC358743XBG评估板参考手册
- 1.36 MB |330次下载 |免费
- 2开关电源基础知识
- 5.73 MB |6次下载 |免费
- 3100W短波放大电路图
- 0.05 MB |4次下载 |3积分
- 4嵌入式linux-聊天程序设计
- 0.60 MB |3次下载 |免费
- 5基于FPGA的光纤通信系统的设计与实现
- 0.61 MB |2次下载 |免费
- 651单片机窗帘控制器仿真程序
- 1.93 MB |2次下载 |免费
- 751单片机大棚环境控制器仿真程序
- 1.10 MB |2次下载 |免费
- 8基于51单片机的RGB调色灯程序仿真
- 0.86 MB |2次下载 |免费
本月
- 1OrCAD10.5下载OrCAD10.5中文版软件
- 0.00 MB |234315次下载 |免费
- 2555集成电路应用800例(新编版)
- 0.00 MB |33564次下载 |免费
- 3接口电路图大全
- 未知 |30323次下载 |免费
- 4开关电源设计实例指南
- 未知 |21549次下载 |免费
- 5电气工程师手册免费下载(新编第二版pdf电子书)
- 0.00 MB |15349次下载 |免费
- 6数字电路基础pdf(下载)
- 未知 |13750次下载 |免费
- 7电子制作实例集锦 下载
- 未知 |8113次下载 |免费
- 8《LED驱动电路设计》 温德尔著
- 0.00 MB |6653次下载 |免费
总榜
- 1matlab软件下载入口
- 未知 |935054次下载 |免费
- 2protel99se软件下载(可英文版转中文版)
- 78.1 MB |537796次下载 |免费
- 3MATLAB 7.1 下载 (含软件介绍)
- 未知 |420026次下载 |免费
- 4OrCAD10.5下载OrCAD10.5中文版软件
- 0.00 MB |234315次下载 |免费
- 5Altium DXP2002下载入口
- 未知 |233046次下载 |免费
- 6电路仿真软件multisim 10.0免费下载
- 340992 |191185次下载 |免费
- 7十天学会AVR单片机与C语言视频教程 下载
- 158M |183279次下载 |免费
- 8proe5.0野火版下载(中文版免费下载)
- 未知 |138040次下载 |免费
评论
查看更多